Skip to content
View BigPig-Bro's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report BigPig-Bro

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
BigPig-Bro/README.md

It's BigPig-Bro

  • 一个游走于Altera、Xilinx与国产FPGA之间花式点灯的人(博客:大猪蹄子的个人博客 )
  • 硬件方面也有DIY的FPGA开发板及模块,欢迎交流(闲鱼主页同名:cc11867251)适用于黑金正点原子等常用开发板~

My GitHub stats

Top Langs

  • 【例程】例程级别的工程按照实现平台进行分类,如Cyclone IV(最杂的各种测试)、不同厂家猪蹄板的例程。
  • 【工程】特定工程按照工程本身划分,如指定算法加速、清理工具、通用接口等(如JEPG\BMP编码、比赛项目开源等)

Pinned Loading

  1. Cyclone-IV Cyclone-IV Public

    【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板

    Verilog 36 4

  2. udp_gmii_ov5640 udp_gmii_ov5640 Public

    本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。

    V 71 1

  3. Uart_IO_Auto_test Uart_IO_Auto_test Public

    通用IO测试工程,用于捡垃圾测试IO。与BSDL需要对引脚输入不同,该工程只需要确定时钟输入,然后自动向每个IO发送指定字符串,因此只需要将串口接入任意IO查看输出即可

    19 1

  4. xilinx xilinx Public

    自制xilinx开发板的例程

    VHDL 7 5

  5. UDP UDP Public

    一个通用udp接口工程汇总,未来慢慢支持其他平台和接口等

    F# 1

  6. FPGA_Project_Clean FPGA_Project_Clean Public

    一个清理FPGA工程文件夹工具

    Python 1